As the IC process below 90nm, nanometer effect is more evident. For custom digital logic, how to analyze Signal Integrity (SI) is very important. The high speed SRAM IP is designed by 65nm process. Our design team used NanoTime for signal integrity checking. This paper introduces NanoTime application of static timing analysis, timing model generation and SI analysis in the high speed SRAM IP design.