Dramatically increasing in the scale and complexity of FPGA design makes it more difficult to be tested. This article studies the structure and characteristics of universal verification methodology (UVM). It uses UVM to set up the verification platform, taking the TS101 as the host computer and FPGA as function of the interface control, verifying the correctness of the FPGA logic design.