Pipeline Structure Design for Real-time Centroid Calculation of HartmannWavefront Sensor with Parallel Multi-channel Pixel Output

Song Lu, Wang Shaobai

Computer & Telecommunication ›› 2016, Vol. 1 ›› Issue (4) : 69-71.

Computer & Telecommunication ›› 2016, Vol. 1 ›› Issue (4) : 69-71.

Pipeline Structure Design for Real-time Centroid Calculation of HartmannWavefront Sensor with Parallel Multi-channel Pixel Output

  • Song Lu1,Wang Shaobai2
Author information +
History +

Abstract

In this paper, a real-time pipeline centroid calculating structure based on programmable logic devices is designed for Hartmann wavefront sensor with horizontal multi-channel pixel output. The structure is composed of multiplier groups, accumulation cells and dividers. The cells are designed according to the number of output channels and the output pixels’sequence. The centroid calculation latency in one frame is only the calculation time needed for the pixels output at the last pixel clock. In the simulation, when output channels’number is 8 and pixels output at 80MHz clock, centroid calculation latency is less than 0.5μs.

Key words

centroid computation / parallel pixel output / programmable logic devices / Hartmann wavefront sensor

Cite this article

Download Citations
Song Lu, Wang Shaobai. Pipeline Structure Design for Real-time Centroid Calculation of HartmannWavefront Sensor with Parallel Multi-channel Pixel Output[J]. Computer & Telecommunication. 2016, 1(4): 69-71

Accesses

Citation

Detail

Sections
Recommended

/