|
|
Basic Usage of Configuration Statements in VHDL |
Luo Yu,Yue Miao,Fu Rao |
West China Normal University |
|
|
Abstract In the VHDL language, a configuration can be associated with a specific structure to a certain entity. Usually in the
VHDL project, the configuration statements can be specified or attached to a structure, and it can let an entity configure different
structures for different functions or simulations. This paper introduces the basic form of the configuration statements and the basic
usage of the configuration statements by example.
|
Published: 09 November 2017
|
|
|
Viewed |
|
|
|
Full text
|
|
|
|
|
Abstract
|
|
|
|
|
Cited |
|
|
|
|
|
Shared |
|
|
|
|
|
Discussed |
|
|
|
|