基于FPGA和AD9226的高速交叉采样设计

全文: PDF(0 KB)
输出: BibTeX | EndNote (RIS)

摘要在一些数据采集领域，需要对信号进行高速率采样，但是单芯片难于满足要求。本设计采用三路AD C 交叉采样方式，结合采样时钟等相位差设计、采样误差校正、高速数据处理措施。

	服务
	把本文推荐给朋友
	加入引用管理器
	E-mail Alert
	RSS
	（）
	作者相关文章
	冯晋高文斌曾智杨李竹

Abstract： In some areas of data acquisition, it is necessary to sample the signal at a high rate, but a single chip is difficult to meet the requirements. This design adopts three-channel ADC cross-sampling mode, combined with sampling clock phase difference design, sampling error correction, high-speed data processing measures, through the comparison of the sampled signal and the restored sig- nal, the correctness of the design is verified. The highest sampling rate of this design can reach 195MHz

Key words： AD9226 FPGA cross sampling

年卷期日期: 2020-01-10 出版日期: 2020-01-13

引用本文:

冯晋高文斌曾智杨李竹 . 基于FPGA和AD9226的高速交叉采样设计[J]. 电脑与电信, .
FENG Jin GAO Wen-bin ZENG Zhi-yang LI Zhu. Design of High Speed Cross Sampling Based on FPGA and AD9226. Computer & Telecommunication, 2020, 1(1-2): 6-10.

链接本文:

https://www.computertelecom.com.cn/CN/ 或 https://www.computertelecom.com.cn/CN/Y2020/V1/I1-2/6